

# Atomic Layer Etching Pitch Splitting (APS<sup>TM</sup>) for Nanoimprint Lithography - Combining Simplicity, Precision, and Sustainability

**Reza Jafari Jam**\*<sup>1</sup>, Robin Athle<sup>1</sup>, Yoana Ilarionova<sup>1</sup>, Fabian Mathias Veid<sup>1</sup>, Alfred Ahlström Andersson<sup>1</sup>, Svetlana Ivanova<sup>1</sup>, Kishwar Sultana<sup>1</sup>, Ken-ichiro Mori<sup>2</sup>, Makoto Ogonu<sup>2</sup>, Dmitry Suyatin<sup>1</sup>, Jonas Sundqvist<sup>1</sup>, Amin Karimi\*<sup>1</sup>

1. AlixLabs AB, Ole Römers Väg 1, Entrance H, 223 63 Lund, Sweden
  2. Canon Inc., 20-2, Kiyohara-Kogyodanchi, Utsunomiya-shi, Tochigi 321-3292 Japan
- \* E-mail: [reza@alixlabs.com](mailto:reza@alixlabs.com), [amin@alixlabs.com](mailto:amin@alixlabs.com)

## ABSTRACT

Atomic Layer Etching Pitch Splitting (APS<sup>TM</sup>) is a scalable and cost-efficient approach for high-resolution pattern multiplication. In this work, APS<sup>TM</sup> is combined with Nanoimprint Lithography (NIL) to enable low-cost, sustainable fabrication of dense silicon nanostructures with atomic-scale precision. Line/space patterns with an initial half-pitch of 26 nm were defined by NIL, transferred into silicon, and subsequently pitch-split using APS<sup>TM</sup>. The process yielded silicon lines with a critical dimension of 10 nm and a half-pitch of 12 nm, while maintaining good structural integrity and low line edge roughness (LER) of 1.7 nm.

**Keywords:** APS<sup>TM</sup>, ALE, Atomic Layer Etching, Self-Aligned Quadruple Patterning, SAQP, Atomic Scale Processing, Multiple Patterning

## INTRODUCTION

Atomic Layer Etching Pitch Splitting (APS<sup>TM</sup>) is a process to develop dense patterns on wafers while at the same time being a scalable and cost-efficient alternative to conventional pitch-splitting techniques such as self-aligned double patterning (SADP) or Litho-Etch-Litho-Etch (LELE). In our previous works [1-3], we demonstrated APS<sup>TM</sup> for various patterns and material systems. Specifically, we applied the APS<sup>TM</sup> process to GaP nanowires, randomly distributed on silicon surfaces, as well as on lithographically defined patterns using electron beam lithography (EBL) on both GaP and Si structures, including features fabricated on 300 mm silicon wafers. These studies highlighted the potential of APS<sup>TM</sup> as a single-step process with atomic-scale control for pattern pitch multiplication. In this study, we extend the work by demonstrating APS<sup>TM</sup> on nanostructures defined using Nanoimprint Lithography (NIL). NIL has emerged as a promising candidate for low-cost, high-throughput patterning, and presents an alternative to traditional projection lithography. By combining APS<sup>TM</sup> with NIL, we aim to enforce the cost-effectiveness and scalability of both techniques, leveraging NIL for low-cost pattern definition and APS<sup>TM</sup> for atomic-level precision and pattern fidelity. Using this approach, we address multiple key challenges in advanced semiconductor manufacturing.

## METHOD

Nanoimprint Lithography (NIL) was used to define periodic line/space (L/S) features with an initial half-pitch (HP) of 26 nm on a NIL resist layer. The patterned resist was then used as a mask for subsequent pattern transfer (PT) into the silicon substrate. The process involved the use of a residual layer removal step followed by an anisotropic silicon etch. Following NIL, the pattern was transferred from the resist into the silicon substrate through a conventional inductively coupled plasma reactive ion etching (ICP-RIE) process. Using O<sub>2</sub> plasma, a descum process was applied to reveal the Si surface, then the pattern was transferred into Si using a Fluorine based process and as a last step the remaining resist was cleaned using O<sub>2</sub> plasma. Figure 1 a-d) illustrates this sequence, showing the progression from NIL resist patterns, through silicon pattern transfer, to the final structure, prior to the APS<sup>TM</sup> step. After successful transfer of the initial features into silicon, the APS<sup>TM</sup> process was applied to split the silicon lines, effectively doubling the initial pattern density.




Figure 1: a)-e) Process flow showing pattern transfer from NIL resist down to silicon substrate and APS™, including cross-sectional SEM images of a) pattern after NIL, b) removing resist residues using O<sub>2</sub> plasma, c) pattern after transferring to the Si substrate, d) resist striping in a O<sub>2</sub> plasma process and e) after APS™ demonstrating a 12 nm half pitch for 10 nm structures.

## RESULTS & DISCUSSION

Figure 1-e) shows cross-sectional SEM images of silicon lines after APS™ processing, showing clear pitch splitting with well-preserved sidewall profiles. The application of APS™ to NIL-defined structures yielded sub-12 nm half-pitch features with good structural integrity and minimal roughness. The final line critical dimension (CD) after APS™ was 10 nm with half pitch of 12 nm.




Figure 2: Left) TEM image of APS™-processed structures. Right) top-view image of the structures used for line-edge roughness measurement. The scale bar is 100nm.

Figure 2-left depicts high-resolution transmission electron microscopy (TEM) to visualize split of the silicon structures. The TEM image confirms successful splitting of the silicon features and demonstrates the stability and robustness of the APS™ process. Measurements of line edge roughness (LER) showed an average value of 1.72 nm, confirming high pattern fidelity and the capability of APS™ to maintain low variability even at this scale. By minimizing the number of nanofabrication steps, the combined APS™ + NIL approach offers a simplified, and sustainable patterning solution—aligning well with industry demands for greener and more

affordable semiconductor manufacturing. This integration leverages NIL for large-area, low-cost, high throughput pattern definition and APS<sup>TM</sup> for precise pitch scaling and resolution enhancement. Together, they enable Si nanostructures with a CD of 10 nm and half pitch of 12 nm, with controlled LER, which are critical for performance and yield in leading-edge logic and memory devices. The compatibility of APS<sup>TM</sup> with NIL further strengthens its potential for high-throughput production, particularly in scenarios where conventional EUV-based patterning may not be economically viable.

## ACKNOWLEDGEMENTS

This work was supported by Vinnova (Sweden's Innovation Agency) through grants 2024-00586 and 2024-00587.

## REFERENCES

1. Sundqvist, J., Muhammad, A., Sharma, I., Ilarionova, Y., Atle, R., Karimi, A., Jafari Jam, R., Roozeboom, F., and Suyatin, D., "Atomic layer etching pitch splitting (APS<sup>TM</sup>): a new alternative to self-aligned double patterning," Proc. SPIE 13429, Advanced Etch Technology and Process Integration for Nanopatterning XIV, 134290H (2025). DOI: 10.1117/12.3051412
2. Sundqvist, J., Suyatin, D., and Khan, S. A., "Method of dividing a structure into at least two structures," U.S. Patent 10930515 (23 February 2021).
3. Sundqvist, J., Suyatin, D., and Khan, S. A., "Method of dividing a structure into at least two structures," U.S. Patent 11424130 (23 August 2022).